Abstract-This paper describes a 12-bit 300 MHz CMOS DAC centro symmetric current matrix, the Q2 random walk for high-speed system applications. The proposed DAC strategy is adopted to improve the nonlinearity, which can be consists of a unit current-cell matrix for 8 MSBs and a binarydegraded by symmetrical error and the two-dimensional weighted array for 4 LSBs. In order to ensure the linearity of graded error of the DAC. The delay time difference of digital DAC, a double Centro symmetric current matrix is designed signals is minimized with the intermediate latches placed in by using the Q2 random walk strategy. To minimize the front of the related decoders. In addition, a clock tree is feedthrough and improve the dynamic performance, the drain designed to make sure that the difference in delay among all of the switching transistors is isolated from the output lines by the branches from the source pin to drive pins after routing is adding two cascoded transistors. minimized.
I. INTRODUCTION II. DAc ARCHTETURE Digital to Analog Converter (DAC) is a very important
Consider an N bit current steering segmented DAC with component of the interface widely used in the modern digital a unit current source I: the NI MSBs control 2N1-I equal and analog circuits. The performance and the method to current source of value 2N21, and the N2 LSBs control N2
build DAC directly influence the range of utilization and the binary weighted current sources multiple of I. A simple cost of digital and analog mixed system. The trends of VLSI, estimate for the integral nonlinearity (INL) is found by Mixed Signal and SOC integrated circuits demand high adding the variances of 2N luncorrelated current sources [1] .
performance DAC. Conventional high-speed high-resolution CMOS DACs have employed a current-steering architecture INL -i (-)LSB (1) with advantage of speed and linearity, while some I performances have been degraded due to process variation, current-source mismatch, and high glitch energy at outputs.
Where of / I is the unit current source relative standard deviation. Equation (1) shows that the INL spec is Current steering DAC's are based on an array of matched independent of the segmentation used and it is only a current cells organized in unary encoded or binary weighted function of the required accuracy. The worst differential elements that are steered to the DAC output depending on nonlinearity (DNL) is defined in the transition from the the digital input code. The segmented architecture is most binary weighted LSBs to the unity decoded MSBs [1] . frequently used to combine high conversion rate and high resolution. In The 12-bit DAC is implemented as a segmented current fully thermometer-coded design is refer to as 100% DAC. Fig.2 gives a schematic representation of realized chip. segmented. Fig. 1 shows the normalized required area versus The DAC is composed of the unit current-cell matrix for 8 percentage of segmentation. Based on DNL=0.5LSB MSBs and the binary-weighted array for 4 LSBs, considering performance only, the minimum analog area for 100% theerrorofcircuit,yield,andchipareaat12-bitresolution. segmentation is Aumit and the minimum analog area for 0%
In the unit decoded matrix, it is difficult to make current segmentation is 4096A1it. On a logarithmic scale, the sources identical due to layout mismatches, output minimum analog area requirement as a function of impedance of the current source and switch, edge effects, segmentation will form a straight line connecting the above voltage drops in the supply lines, thermal gradients, doping mentioned points. If Ad is the required area for the digital gradient and oxide thickness. The nonlinear secondary decoding logic per current source, the total digital area effects cause graded, symmetrical, and random errors, equals 2MAd, where M is the number of bits in the MSB resulting in the reduced linearity of DAC's. The proposed section. In addition, the area occupied by interconnections DAC employs a novel switching scheme to minimize the insides the decoding circuit quickly increases with the degradation of integral linearity caused by mismatches of augment of M. On a logarithmic scale, the area of decoding current sources. This switching scheme will be referred to as logic and interconnections as a function of segmentation is a quad quadrant (Q2), as four (quad) units in every quadrant curve line as shown in Fig. 1 In the 12-bit DAC presented in [5] , every source array is transistors is isolated from the output lines by adding two split into four units of 1/4 the value. By splitting the current cascoded transistors (with the same dimensions as the source, a spatial averaging of the error is achieved. However switching transistors), as shown in Fig. 4 [6] . the quadratic errors are left unaltered. In order to suppress
The chip photograph is shown in Fig. 5 Skill language is used to help the sorting and routing of the as shown in Fig. 3 . Since the 16 current sources in every unit current sources, which greatly improves the design region do not have exactly the same residue, there is a efficiency and guarantees the success of the tape out.
remaining small second-order residue. By "random walking"
. v .
through the 256 current sources, the residual error is not accumulated but rather ""randomized", hence the name Q2 parts of the circuit to reduce the noise coupling to the Random Walk switching scheme. Only 255 current sources sensitive analog blocks [7] . Fig.6 and Fig. 7 , the measured DNL and INL Vii Msi MS2 Vi2 of the prototype DAC are within ±0.5LSB and ±0.6LSB, C v~~~~~~~~~~~r espectively. Fig. 8 shows the output spectrum of the DAC l_||wt a1Mzipt inla tesmln feunyo 
±0.6LSB, respectively, and the SFDR is 62dB for a 9MHz -------------------------------------------------------

